[1] Dynamic current mode logic based flip-flop design for robust and low-power security integrated circuits. Electronics letters, 2017, 53(18):1236-1238.\r\r[2] An algorithm for identifying symmetric variables based on the order eigenvalue matrix. Frontiers of information technology & electronic engineering, 2017, 18 (10): 1644-1653.\r\r[3] Power-efficient dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme. Frontiers of information technology & electronic engineering, 2016, 17(9):962-972.\r\r[4] An Algorithm for Identifying Symmetric Variables in the Canonical Reed-Muller Algebra System. Journal of circuits systems and computers, 2016, 25(10).\r\r[5] Design of flip-flops with clock-gating and pull-up control scheme for power-constrained and speed-insensitive applications. IET Computers and digital techniques, 2016, 10(4):193-201.\r\r[6] P300-based deception detection in simulated network fraud condition. Electronics letters, 2016, 52(13):1136-1138.\r\r[7] A dynamic submatrix-based P300 online brain–computer interface Biomedical. Signal processing and control, 2015. 15: 27-32.\r\r[8] Low Power Pulse-triggered Flip-flop Based on Clock Triggering Edge Control Technique. Journal of circuits, systems and computers, 2015, 24(7). \r\r[9] A Comprehensive Study of Algebraic Fault Analysis on PRINCE. China Communications, 2015, 12(7):127-141.\r\r[10] Low-power level converting flip-flop with a conditional clock technique in dual supply systems. Microelectronics Journal. 2014, 45(7)::857-863.\r\r[11] Design of ternary clock generator. Electronics Letters, 2014, 50(15):1052-1054.\r\r[12]An algorithm for identifying symmetric variables in the canonical OR-coincidence algebra system. Journal of Zhejiang University(SCIENCE C), 2014, 15(12):1174-1182.
